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Abstract- In this paper a low-power current-mode RMS-to-DC converter is proposed. The converter includes two-quadrant
squarer/divider and the first-order low-pass filter cell, both of them use MOS translinear loops. The RMS-to-DC converter
has low power consumption (< 0.75µW), low supply voltage (0.8 V), wide input range (from 40 nA to 500 nA), low relative
error (< 3 %), and low circuit complexity. Comparing the proposed circuit with two other current-mode circuits shows that
the former outperforms the latters in terms of power dissipation, supply voltage, and complexity. Simulation results by
HSPICE show high performance of the circuit and confirm the validity of the proposed design technique.
Keywords- current-mode; squarer/divider; RMS-to-DC converter, weak inversion; low power; low voltage.

I. INTRODUCTION
True RMS-to-DC converter is a circuit for calculating
of the average energy content in a signal. The
converter is widely used in instrumentation devices,
biomedical ICs, and syllabic companding systems.
The two approaches exist for designing RMS-to-DC
converter: 1) current-mode approach, 2) voltagemode approach. A current-mode circuit enables
current processing and has certain important
advantages against a voltage-mode circuit, such as,
wide bandwidth, high slew rate, low power
consumption, and simple circuitry [1,2]. A squarer
cell is the most important component of a currentmode RMS-to-DC converter. The input range of twoquadrant squarer is wider than a one-quadrant one’s
[2]. The principle of MOS translinear loops (MTL)
are expressed by Seevinck and Wiegerink for the first
time [3]. MTL principle used in analyzing and
evaluating analog signal processing functions [4].
CMOS current-mode circuits has been developed
because of the increasing demand for lowvoltage/low-power integrated circuits.
In this paper, a current-mode RMS-to-DC converter
which has low-power consumption and two-quadrant
squarer with MOS transistors operating in weak
inversion region is presented. The proposed RMS-toDC converter has less power consumption and
simpler circuitry than the one’s of voltage-mode
converters because of the special characteristics of
current-mode and circuitry structure. The twoquadrant squarer cell causes wide input range. There
is no additional power supply. Combining all these
techniques allows circuitry reduction compared to the
proposed circuits in [5,6], results in a simple and
compact design, and lowers power dissipation and
consumption area. The simulation results indicate that
the circuit achieves lower power and lower voltage
compared to the proposal current-mode circuits in

[5,6]. The remaining of the paper is organized as
follows; Basic principle is explained in section 2 for
the better conception of the proposed RMS-to-DC
converter, section 3 analyses operation of the squarer
circuit and the low-pass filter. The simulation results
are presented and compared with the ones’ of two
other current-mode converters in section 4. The paper
is concluded in section 5.
II. BASIC PRINCIPLE
One of the most notable instances of nonlinear
dynamic operation from a practical viewpoint is the
RMS-to-DC conversion. In its basic form, and
assuming input and output currents, such operation
can be described by the equation :

I out 

I in2

(1)

Where I inand Iare
out the input and output currents of the
RMS-to-DC converter, respectively, and the operator
... represents a time averaging. A (mathematically
equivalent) approach, better in terms of offset [7], is
given by

I out 

I in2
I out

(2)

Hence, two operations have to be performed:
squaring/division and subsequently, averaging. Fig. 1
shows the block diagram of the current-mode true
RMS-to-DC converter which consists these two
operations.

Figure 1. Block diagram of RMS-to-DC converter
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III. PRINCIPLE OPERATION OF
PROPOSED RMS-TO-DC CONVERTER

THE

I 2 is obtained by solving quadratic equation (7):
I 2  (1/ 2)I in  (1/ 2)(I in2  4I B2 )0.5

The ratio of V/I for MOSFETs transistors operating
in weak inversion region can be obtained from
equation (3) [8]:

V GS

Using power series of equation (9)
a

I
  V T ln(
)
(W / L ).I 0 n , p

1  x 

(2)



 1   C na x n , 1  x  1,
n 1

a (a  1)(a  2)...(a  n  1)
C na 
n!

I 0  I S e ^ (V th n , p / V T ) , V T  kT / q ,
  1 and I S  2  n , p C ox (V T ^ 2) . Except for

Where



(8)

(9)

and applying it to equation (8),

I 2  (1/ 2)I in  I B  (I in2 / 8I B )

(10)

, equation (3) is similar to the exponential
For a good approximation, the value of the input
current should be restricted to:

I C /V BE relationship in a bipolar transistor.
Principle of operation for squarer circuit is based on
translinear loops. The translinear cell which uses two
NMOS and two PMOS transistors with inward input

2I B  I in  2I B

is shown in Figure 2. I in the input current which
enters into sources of M2 and M4 (node x).
Considering Figure 2, M1-M4 form a translinear
loop. The relationship between these four transistors
can be described as [3]:
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The analysis of Figure 3 indicates
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Figure 3 shows the translinear cell with outward
input. Operation of this cell is like the translinear
circuit in Figure 2. The final equation for the
translinear cell in Figure 3 is shown below :
I5 I7  I6 I8
(12)

CCW
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 I 0n
1
I2

 I 0n
2
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I 6  I 8  I B and

I 5  I in  I 7 . Thus, equation (12) can be written as:








I 52  I in .I 5  I B2  0

(13)

By solving quadratic equation (13):

I 5   (1/ 2)I in  (1/ 2)(I in2  4I B2 )0.5 (14)

(4)
Using power series of equation (9) and applying it to
equation (14), I 5 is equal to:

I 5   (1/ 2)I in  I B  (I in2 / 8I B )



(15)

By summing two currents I 2 and I 5 and also
eliminating bias current, the proposed squarer is
formed. This is shown in equation (16).

(5)

I 2  I 5  2I B  (I in2 / 4I B ) 
I 2  I 5  2I B  I in2 / 4I B  I sq

According to equation (5) and Figure 2, the
advantage of the translinear loop is that there are
I 0 p and I 0n in both side of the equation. Therefore,
they
can
be
eliminated.
Considering
(W / L )1  (W / L ) 2 and (W / L )3  (W / L ) 4 , The
final equation for this translinear loop is shown
below:
I1 I 3  I 2 I 4
(6)
The analysis of Figure 2 indicates

(11)

(16)

I 1  I 3  I B and

I 4  I in  I 2 . Thus, equation (6) can be written as:
I 22  I in .I 2  I B2  0

(7)

Figure 2. Constitutive basic circuit of squarer circuit with
inward input.
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I out (s )
I sq (s )



1
s
 I out (s )  I out (s )  I sq (s ) (11)
s
c
1
c

Time domain of equation (11) is equal to :

1 dI out (t )
 I sq (t )  I out (t )
c dt

Figure 3. Constitutive basic circuit of squarer circuit with
outward input.

The proposed squarer circuit is shown in Figure 4. If
the direction of input current changes, I 2 and I 5 are
equal to:

I 2  (1/ 2)I in  I B  (I in2 / 8I B ) (17)
I 5  (1/ 2)I in  I B  (I in2 / 8I B ) (18)
Again by summing I 2 and I 5 and also eliminating
bias current, output current of squarer circuit ( I sq ) is
equal to:

In which, c  1/  is the cutoff frequency of filter.
Fig. 3 shows the circuit of the proposed low-pass
filter. For the I-V relationships of transistor Mf1 in
weak inversion region and its derivation can be
expressed by:
VC

VC

I out  (W / L )I 0e VT 



dI out
1
dV C

(W / L )I 0e VT
dt
V T
dt

dI out I out dV C

dt
V T dt

In which,

V gs

(13)

is the voltage of capacitor C

(V gs V C ).
Using (13) and also I C

 C (dV C / dt ) , it results :

dI out
I I
 out C
dt
V T C

(14)

And then, substituting (14) into (12) gives :

I 2  I 5  2I B  (I in2 / 4I B ) 
I 2  I 5  2I B  I in2 / 4I B  I sq

(12)

(19)

By changing the direction of input current, output
current of the squarer circuit doesn’t change. It means
that the squarer acts as a two-quadrant circuit.

1 I out I C
 I sq (t )  I out (t )
c V T C

(15)

Considering I C (t )  I sq (t )  I out (t ) and equation
(15), (1/ C c )(I out / V T )  1 . Therefore, cutoff
frequency of the filter is equal to :
C  I out / V T C
(16)

Figure 5. The proposed first-order low-pass filter.
Figure 4. Circuit diagram of the proposed two-quadrant
squarer.

For a current-mode first order low-pass filter, output
current I out and input current I sq in laplace domain
are related as :

It can be shown that, for the input signal whose
frequency is more than five times the cutoff
frequency of the filter, output ripple will be less than
1% [9]. In such case, the output current of the RMSto-DC converter is a DC current ( I rms ) with an ac
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ripple on it. The amplitude of this ripple is small
compared to I rms , i.e., I out 1  I rms . Considering
these conditions and also using (16) it results that the
values of the capacitor to ac9hieve the accuracy of
more than 1% is :

C

5I rms ,MAX

V T (2 f min )

The relative error, calculated by equation (28), is
depicted for sinusoidal and triangular waveforms in
Figure 9 for different amplitudes of input currents. A
less than 3% error is achieved for amplitudes between
40 nA and 500 nA.
I (theoretical )  I rms ( simulated )
Relative error= rms
I rms (theoretical )
(28)
Simulation results show that the power consumption
of the circuit for the maximum accepted input current
(500 nA) is less than 750 nW. The comparison
results, shown in Table 2, indicate that the proposed
converter has better performance than two other
current-mode converters
in terms of power
dissipation, supply voltage, and complexity.

(17)

The comparison results, shown in Table 2, indicate
that the proposed converter has better performance
than the two other current-mode converters in terms
of power dissipation, supply voltage, and complexity.
V. CONCLUSION

Figure 6. Complete circuit diagram of the proposed RMS-toDC converter.

In this paper, a very low-power, low-voltage twoquadrant current-mode RMS-to-DC converter based
on MOS translinear principles operating in weak
inversion region is presented. Simulation results have
been given to confirm the validity of the theoretical
analysis. According to results, the converter has low
power consumption (750 nW), low power supply
voltage (0.8 V), and wide input range (40 nA to 500
nA).

Where f min is the lowest frequency of the interested
frequency range. For example, if the amplitude of the
sinusoidal
input
current
I M  400nA ,

f min  100Hz and ripple error of 1%, then the
averaging capacitance of C  15nF must be chosen.
Considering equation (17), it’s obvious if frequency
increases then the capacitance of C decreases.
Therefore, the ripple error diminishes by increasing
of frequency. Completed circuit of the proposed
RMS-to-DC converter is shown in Figure 6.
IV. SIMULATION RESULTS
The performance of the converter has been analyzed
using HSPICE by level 49 parameters (BSIM3v3.2)
in 0.18 µm standard CMOS technology.

V DD  0.8 V and C  20 nF were employed. The
aspect ratio of the transistors is shown in Table 1.
Figure 7. Time response of a sinusoidal input current (solid) and
output current (dotted) of converter.

TABLE I. SIMULATION RESULTS

I rms is shown in Figure 7 and Figure 8 for the
sinusoidal and triangular input signals with peak
amplitude of 200 nA at frequency of 100 Hz. It’s
important to note that the restriction of Eq. (9)
doesn’t make problems, the reason is given in
equation (27) ( I rms  I B  0.7I in ):
2  0.7I in  I in  2  0.7 I in

Figure 8. Time response of a triangular input current (solid)
and output current (dotted) of the converter.

(27)
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